Přejít k hlavnímu obsahu
O. Novák
Kafka Leoš, Daněk Martin, Novák O.
:
Preservation of Circuit Structure and Timing during Fault Emulation in FPGA
,
IP 07 IP Based Electronic System Conference & Exhibition Proceedings, p. 493-497
, Eds: Saucier Gabriele, Nguyen Huy-Nam,
IP 07 IP Based Electronic System Conference & Exhibition,
(Grenoble, FR, 05.12.2007-06.12.2007) [2007]
Kafka Leoš, Daněk Martin, Novák O.
:
A Novel Emulation Technique that Preserves Circuit Structure and Timing
,
International Symposium on System-on-Chip 2007 Proceedings, p. 15-18
, Eds: Nurmi J., Takala J., Vainio O.,
International Symposium on System-on-Chip 2007 /9./,
(Tampere, FI, 20.11.2007-21.11.2007) [2007]
Kafka Leoš, Novák O.
:
FPGA-based fault simulator
,
Proceedings of the 2006 IEEE Workshop on Design and Diagnostics of Electronic Circuits adn Systems, p. 274-278
, Eds: Reorda M. S., Novák O., Straube B.,
DDECS 2006. IEEE Design and Diagnostics of Electronic Circuits and Systems,
(Prague, CZ, 18.04.2006-21.04.2006) [2006]
Kafka Leoš, Kubalík P., Kubátová H., Novák O.
:
Fault classification for self-checking circuits implemented in FPGA
,
Proceedings of the 8th IEEE Workshop on Design and Diagnostics of Electronics Circuits and Systems, p. 228-231
, Eds: Takách G., Hlawiczka A., Sziray J.,
University of West Hungary,
(Sopron 2005)
,
IEEE Design and Diagnostics of Electronics Circuits and Systems Workshop /8./,
(Sopron, HU, 13.04.2005-16.04.2005) [2005]